Implementation of Reconfigurable Fault Tolerant Network on Chip for Aerospace Applications
نویسندگان
چکیده
The reliability of the software chip is the essential factor in VLSI design since the chip can be implanted in any embedded circuit varies from simple adder to crucial satellite device. Thus breach in VLSI chip operation may results in huge negative impact devastation. A novel architecture of VLSI chip testing design is proposed and unlike from normal BIST structure this structure ensures the safety of entire aircraft by monitoring the flow of signals around aircraft and controlling various part of the system for better security. ERRIC architecture is initially proven to be best testing and controlling structure for aircraft applications. Performance analysis of area, power, and timing constraints has been proved better using Quartus – II synthesizer tool. A method of Nios Processor controlled aircraft safety is ensured as a new proposal. Nios processor design has the unique advantage of high accuracy and flexibility over reconfigurable Network on chip applications. [A. Karthikeyan, P. Senthil Kumar, V. Parthasarathy. Implementation of Reconfigurable Fault Tolerant Network on Chip for Aerospace Applications. Life Sci J 2013;10(2):2823-2835] (ISSN:1097-8135). http://www.lifesciencesite.com. 391
منابع مشابه
Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملHierarchical Multiplexing Interconnection Structure for Fault-Tolerant Reconfigurable Chip Multiprocessor
Stage-level reconfigurable chip multiprocessor (CMP) aims to achieve highly reliable and fault tolerant computing by using interwoven pipeline stages and on-chip interconnect for communicating with each other. The existing crossbar-switch based stage-level reconfigurable CMPs offer high reliability at the cost of significant area/power overheads. These overheads make realizing large CMPs prohib...
متن کاملThe Chameleon Architecture for Streaming DSP Applications
We focus on architectures for streaming DSP applications such as wireless baseband processing and image processing. We aim at a single generic architecture that is capable of dealing with different DSP applications. This architecture has to be energy efficient and fault tolerant. We introduce a heterogeneous tiled architecture and present the details of a domain-specific reconfigurable tile pro...
متن کاملA Reconfigurable and Biologically Inspired Paradigm for Computation Using Network-On-Chip and Spiking Neural Networks
FPGA devices have emerged as a popular platform for the rapid prototyping of biological Spiking Neural Networks (SNNs) applications, offering the key requirement of reconfigurability. However, FPGAs do not efficiently realise the biologically plausible neuron and synaptic models of SNNs, and current FPGA routing structures cannot accommodate the high levels of interneuron connectivity inherent ...
متن کامل